With the steady progress on the IC design and manufacturing techniques, more and more embedded systems are powered by multi-core CPUs. Exploring various kinds of multi-core architectures and new types of memory has received lots of attention in the past decade. In this special issue we have include the following papers on this sub topic: BProperties of Self-Timed Ring Architectures for DeadlockFree and Consistent Configuration Reaching Maximum Throughput^(10.1007/s11265-015-0984-6), BPUMA: From Simultaneous to Parallel for Shared Memory System in Multi-core^(10.1007/s11265-015-1015-3); and BData Allocation with Minimum Cost under Guaranteed Probability for Multiple Types of Memories^(10.1007/ s11265-015-0985-5).
Finally, we have a paper that introduces exact and nonexact real-time waits in the reactive Globally Asynchronous Locally Synchronous programming language. The language constructs allow system designers to explicitly use both logical time and real time to control program execution at the specification level. Please find the details in BTimes squaremarriage of real-time and logical-time in GALS and synchronous languages^(10.1007/s11265-015-0991-7).
Finally, we strongly believe that the researchers and engineers who work in this field will find this special issue helpful, and sincerely hope it may stimulate further research. 
